Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Introduction to GPU Computing and CUDA

Chik Him (Ricky) Wong

University of Wuppertal

Aug 15, 2024

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Outline

- Part 1: GPU computing
 - What is GPU?
 - GPU Architecture
 - CUDA basics
 - Performance and Optimization

• Part 2: GPU Applications

- Neural Networks
- Astrophysics :
 - N-body simulation
 - Adaptive Mesh Refinement framework
- Nuclear physics :
 - Lattice QCD
 - Parton shower simulation

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Lattice QCD as a video game

Győző I. Egri⁴, Zoltán Fodor^{elle}, Christian Hoelbling⁶, Sándor D. Katz⁴⁸, Dániel Nógrách⁸ and Kálmán K. Szabő⁵

^aInstitute for Theoretical Physics, Edito's University, Budapest, Hungury ^bDepartment of Physics, University of Wappertal, Germany ^cDepartment of Physics, University of California, San Diego, USA

Abstract

The speed, bandwidth and cost characteristics of today's PC graphics cards make them an attractive target as general purpose computational platforms. High performance can be nailneed also for lattice similations but the actual implementation can be combrenous. This paper outlines the ordinectures and programming model of modern graphics cards for the lattice postchinare with the goal of exploring these chips for Monte Cards similations. Starting between the same grant of the same start of th

- GPU: Graphics Processing Unit
- Originally designed for rendering graphics
- Now used for general-purpose computing (GPGPU)
- Highly efficient for parallel computations



What is a GPU?

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Applications of GPU Computing

- GPU has been widely applied in Research, way before the hype of Neural Networks
- All researches that utilize supercomputing involve:
 - Solving Differential Equations numerically on a field
 ⇒ Discretization of differentiations on fields translates into Matrix
 operations on high-dimensional domains
 - Statistical analysis of Huge datasets
- Both of these tasks are highly parallelizable
- GPU is highly optimized for massively parallelized computions on huge datasets

 \Rightarrow If parallelizable in CPUs, GPUs can do better

- In the era of Machine learning and Neural Networks
 - Both simulations and data analysis accelerate due to algorithmic advancement
 - GPUs, being the most efficient hardware for Neural Network implementation, become very popular

Chik Him (Ricky) Wong


What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization


Summary



- Popular applications include:
 - Computer graphics and visualization
 - Deep learning and machine learning
 - Scientific Computing (simulations, data analysis)
- Applied in 9 of the top 10 fastest facilities
- Applied in all of the top 10 most energy efficient facilities

https://www.top500.org/

Applications of GPU Computing



Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Applications of GPU Computing

- Large-scale simulation entirely on GPUs is too expensive ⇒ Hybrid setup with GPUs as Accelerators :
 - GPU : Critical, Expensive, Parallelizable computations
 - CPU : Simple, Cheap, Non-parallelizable computations

	CPU	GPU
Number of cores	4-64	$O(10^3)$
Control logics	Complex	Simple
Cache size	Large	Small
Optimal processings	Serial	Parallel
Languages / API	Fortran,	CUDA (NVIDIA),
	C, C++,	OpenCL (Cross-platform),
	OpenMP, MPI,	DirectCompute (Microsoft),
	Python,	OpenACC (Directive-based),
	Matlab · · ·	ROCm (AMD) ···

- CPU parallelizations (e.g. OpenMP or MPI) are combined with GPU parallelization
- CUDA: Compute Unified Device Architecture, a parallel computing platform and API model created by NVIDIA
- Terminologies used in this talk are based on CUDA

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Types of Parallelism

- Data Parallelism: (Most common)
 - Single Instruction Multiple Data (SIMD)
 - Example: matrix multiplication on a vector field (Lattice QCD)
 - GPU: Single Instruction Multiple Thread (SIMT), each thread handles different data

Task Parallelism:

- Multiple Instruction Multiple Data (MIMD)
- Example: Evolution of particle-plasma systems
- GPU architecture is not optimal for this, although possible via CUDA streams
- Hybrid Parallelism:
 - Parallelization in data and task
 - Example: Evolution of Domain-decomposed systems
 - Can leverage both CPU and GPU effectively:

GPUs handle critical tasks and CPUs handle cheap tasks concurrently

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

GPU Architecture: Basic Components

• Architecture:

- Streaming Multiprocessors (SMs)
- Stream Processor (SP) Cores
- Warp Schedulers
- Memory Hierarchy: Global Memory, Shared Memory, Registers, L1 and L2 Cache etc
- API:
 - Host: CPU, Device: GPU
 - Kernel: Functions executed on GPU
 - Multiple Kernel calls possible, simultaneously or not
 - Thread < Warp < Block < Grid

Moises Hernandez et al, 2013

https://doi.org/10.1371/journal.pone.0061892.g001



Chik Him (Ricky) Wong

What is GPU?

GPU Architecture


CUDA Basics

Performance and Optimization

Summary

Streaming Multiprocessors (SMs)

- Building blocks of GPU
- Contains multiple CUDA cores
- Manages thread execution
- Includes warp schedulers, register file, shared memory
- Number of SMs varies by GPU model



Chik Him (Ricky) Wong

What is GPU?


GPU Architecture

- CUDA Basics
- Performance and Optimization

Summary

CUDA Cores

- Basic computational units in GPU
- Executes floating-point and integer operations
- Thousands of CUDA cores in modern GPUs
- Organized into groups within SMs
- Operate in SIMT (Single Instruction, Multiple Thread) fashion



Chik Him (Ricky) Wong

What is GPU?

GPU Architecture


CUDA Basics

Performance and Optimization

Summary

Memory Hierarchy in GPUs

- Global Memory: Large, high latency, accessible by all threads
- Shared Memory: Fast, limited size, shared within a thread block
- Registers: Fastest, very limited, per-thread storage
- L1 and L2 Cache: Automatic caching for global memory accesses
- Constant Memory: Read-only, cached, for constant data
- Texture Memory: Optimized for 2D spatial locality



Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basic


Performance and Optimization

Summary

Thread Hierarchy

Thread: Smallest unit of execution

- Warp:
 - Group of 32 threads, executed simultaneously
 - SIMT (Single Instruction, Multiple Thread) model
 - Divergence within a warp can impact performance
 - Warp scheduling is hardware-managed
- Thread Block: Group of threads that can cooperate
- Grid: Array of thread blocks



Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization


Summary

• Functions executed on GPU.

Kernel Functions

either called by Host or Device

- The amount of shared memory, number of Grids, Blocks and Threads used are specified
- Memory is not shared between CPU and GPU
 ⇒ Frequently used data stored
 - \Rightarrow Frequently used data store on GPU if possible
- Expensive CPU-GPU and GPU-GPU communications
 ⇒ Synchronization with CPU and other Kernels are crucial in optimization
- Kernels can be launched into seperate streams as a simple optimization mechanism



Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Programming in CUDA

- CUDA: Compute Unified Device Architecture
- Parallel computing platform and API model created by NVIDIA
- Allows software developers to use NVIDIA GPUs for general purpose processing
- Extends C, C++, and Fortran
- CUDA Installation and Setup:
 - Download CUDA Toolkit from NVIDIA website
 - Includes compiler, libraries, and development tools
 - Supports Windows, Linux, and macOS (limited)
- CUDA Toolkit Components:
 - NVIDIA CUDA Compiler (NVCC)
 - CUDA Runtime and Driver APIs
 - CUDA Libraries (cuBLAS, cuFFT, etc.)
 - CUDA Profiler and Debugger
 - GPU-Accelerated Libraries

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Installation and Compilation

- Configure IDE for CUDA development
- Set up environment variables (PATH, CUDA_PATH)
- Install GPU drivers
- Check GPU information with nvidia-smi
- Compile CUDA programs with nvcc

NVIDIA-SMI	530.30.0	2		Driver	Version:	530.3	30.02	CUDA Ve	rsion	12.1
GPU Name Fan Temp	Perf									ncorr. ECC Compute M. MIG M.
0 NVIDI 33% 34C	A GeForce P8	RTX 2070		0ff / 215W)%	N/A Default N/A
•										
Processes: GPU GI ID	CI ID	PID	Туре	Proces	s name					GPU Memory Jsage
	N/A N/A	2908 3070			libexec/X pin/gnome					48MiB 69MiB
+ [root@gpu-wo	rker ~]#									

```
Introduction to
GPU Computing
  and CUDA
```

Chik Him (Ricky) Wong

#include <cuda runtime.h>

CUDA Basics

}

CUDA Initialization

```
#include <stdio h>
int main() {
    int deviceCount = 0;
    cudaError t error id = cudaGetDeviceCount(&deviceCount);
    if (error id != cudaSuccess) {
        cout << "cudaGetDeviceCount returned " << (int)error id</pre>
             << "-> " << cudaGetErrorString(error id) << endl;
        cout << "Result = FAIL" << endl; return 1;</pre>
    if (deviceCount == 0) {
        cout << "There are no available device(s)</pre>
                 that support CUDA" << endl:
    } else {
        cout << "Detected " << deviceCount
             << " CUDA Capable device(s)" << endl;
    }
    int dev = 0; cudaSetDevice(dev);
    cudaDeviceProp deviceProp;
    cudaGetDeviceProperties(&deviceProp, dev);
    cout << "Device " << dev << ":" << deviceProp.name << endl;
    cout << "CUDA Capability Major/Minor version number: "
    << deviceProp.major << "." << deviceProp.minor << endl;
    return 0;
```

```
Chik Him (Ricky)
Wong
```

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

CUDA code structure

```
σlobal
void daxpy(double a, double* x, double* y, int N) {
    int i=blockDim.x*blockIdx.x+threadIdx.x;
    if (i < N) v[i] = a * x[i] + v[i];
}
/* within Host code */
/* a, x host, y host and N are defined on Host */
cudaMalloc(&x, sizeof(double)*N);
cudaMalloc(&v, sizeof(double)*N);
cudaMemcpy(x, x host,sizeof(double)*N, cudaMemcpyHostToDevice);
/* GridShape, BlockShape and SharedMem are user-defined on Host */
daxpy<<<GridShape, BlockShape, SharedMem>>>(a, x, y, N);
cudaDeviceSvnchronize();
cudaMemcpy(y_host, y,sizeof(double)*N, cudaMemcpyDeviceToHost);
cudaFree(x);
cudaFree(v):
```

Host code, Kernel functions, Memory allocation, deallocation and transfer

```
Chik Him (Ricky)
Wong
```

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Kernel Functions

```
__global__
void daxpy(double a, double* x, double* y, int N){
    int i=blockDim.x*blockIdx.x+threadIdx.x;
    if (i<N) y[i]= a*x[i]+y[i];
}
```

Keywords: ___global___: Defined both on Host and Device (called from Host code) ___device___: Defined only on Device (Host code cannot call)
Executed on the GPU
Predefined variables: • Data Type : dim3, CUDA-defined 3-D array of unsigned integers

- 0,1,2-th Elements are accessed as .x,.y,.z
- gridDim, blockDim:

Total numbers of blocks and threads per block

blockIdx, threadIdx:

Indices of executing block and thread

• All threads execute the same instructions (SIMT)

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Kernel Functions

/* GridShape, BlockShape and SharedMem are user-defined on Host */

daxpy<<<GridShape, BlockShape, SharedMem>>>(a, x, y, N); cudaDeviceSynchronize();

- func«< GridShape, BlockShape, SharedMem >>(args)
- **GridShape**: Total number of blocks requested (Defines gridDim within kernel)
- **BlockShape**: Total number of threads per block requested (Defines **blockDim** within kernel)
- SharedMem: Shared memory per block in bytes requested
- The shapes are also of type **dim3**. The effects of sizes is usually much more than the shapes. The latter should be determined by optimizing memory access pattern.
- cudaDeviceSynchronize();: Synchronize the Device and Host to ensure that all data on Device is up-to-date before next usage.
- Kernels do NOT run consecutively in predefined order
 ⇒ It is critical to synchronize between kernels if order is needed

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Memory Allocation and Deallocation in CUDA

```
cudaMalloc(&x, sizeof(double)*N); cudaMalloc(&y, sizeof(double)*N);
cudaMemcpy(x, x_host,sizeof(double)*N, cudaMemcpyHostToDevice);
cudaMemcpy(y_host, y,sizeof(double)*N, cudaMemcpyDeviceToHost);
...
cudaFree(x); cudaFree(y);
```

- Host memory: malloc(), free()
- Pinned Host memory:

cudaMallocHost(), cudaFreeHost()

- Device memory: cudaMalloc(), cudaFree()
- Unified memory: cudaMallocManaged(),cudaFree() Data migrations between CPU and GPU are handled internally by CUDA instead of programmer.
 - Convenient for quick deployments
 - Lose control of fine-tuning \Rightarrow Inconvenient for optimization
- Data is transferred using cudaMemcpy ()
- Transfer direction is specified:

cudaMemcpyHostToDevice, cudaMemcpyDeviceToHost

```
Chik Him (Ricky)
Wong
```

What is GPU?

```
GPU Architecture
```

```
CUDA Basics
```

Performance and Optimization

```
Summary
```

Asynchronous Data Transfer

```
cudaHostAlloc(&x_host, sizeof(double)*N);
cudaHostAlloc(&y_host, sizeof(double)*N);
```

 $\label{eq:cudaMalloc(&x, sizeof(double)*N); cudaMalloc(&y, sizeof(double)*N); cudaMemcpyAsync(x, x_host, sizeof(double)*N, cudaMemcpyHostToDevice); }$

```
/* do something useful on host */
```

```
cudaDeviceSynchronize();
```

```
cudaMemcpyAsync(y_host, y,sizeof(double)*N, cudaMemcpyDeviceToHost);
```

```
/* do something useful on host */
```

```
. . .
```

```
cudaDeviceSynchronize();
```

```
cudaFree(x); cudaFree(y);
```

```
cudaFreeHost(x_host); cudaFreeHost(y_host);
```

- One can overlap Host computation with data transfer by Asynchronous Data Transfer : cudaMemcpyAsync()
- Requires pinned host memory allocated and deallocated with: cudaHostAlloc(), cudaFreeHost()

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

CUDA Streams

```
cudaStream_t Stream0, Stream1;
cudaStreamCreate(&Stream0);
cudaStreamCreate(&Stream1);
...
func0<<<GridShape0, BlockShape0, SharedMem0, Stream0>>>(args);
func1<<<GridShape1, BlockShape1, SharedMem1, Stream1>>>(args);
...
cudaStreamSynchronize(Stream0);
cudaStreamSynchronize(Stream1);
...
cudaStreamDestroy(Stream0);
cudaStreamDestroy(Stream1);
```

- A stream is a sequence of Kernels running consecutively
- Multiple streams can run concurrently
- Create and destroy with
 cudaStreamCreate(), cudaStreamDestroy()

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

CUDA Event

```
cudaStream_t Stream0, Stream1;
cudaStreamCreate(&Stream0);
cudaStreamCreate(&Stream1);
cudaEvent_t event;
...
cudaEventCreate(&event);
```

```
func0<<<GridShape0, BlockShape0, SharedMem0, Stream0>>> (args);
cudaEventRecord(event, stream0);
cudaStreamWaitEvent(stream1, event, 0);
func1<<<GridShape1, BlockShape1, SharedMem1, Stream1>>> (args);
```

```
cudaStreamSynchronize(Stream0);
cudaStreamSynchronize(Stream1);
```

```
...
cudaStreamDestroy(Stream0);
cudaStreamDestroy(Stream1);
cudaEventDestroy(event);
```

- CPU-GPU or stream-stream synchronization can be achieved by Event mechanism
- Typically used for timing: cudaEventElapsedTime() returns time difference between two Events recorded at the start and the end
- Create and destroy with
 cudaEventCreate(), cudaEventDestroy()

Introduction to GPU Computing and CUDA	Error Handling in CUDA
Chik Him (Ricky) Wong	
CUDA Basics	
	<pre>cudaError t err = cudaGetLastError();</pre>
	<pre>cudabfror_t err = cudateflastError(); if (err != cudaSuccess) { cout << "CUDA error:" << cudaGetErrorString(err) << endl; }</pre>

- Most CUDA bulit-in functions return cudaError_t
- Check errors with cudaGetLastError()
- Get error string with cudaGetErrorString()

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

GPU Compute Capability

CUDA SDK version(s)	Tesla	Fermi	Kepler (early)	Kepler (late)	Maxwell	Pascal	Volta	Turing	Ampere	Ada Lovelace	Hopper
1.0 ^[34]	1.0 - 1.1										
1.1	1.0 - 1.1+x										
2.0	1.0 - 1.1+x										
2.1 - 2.3.1[35][36][37][38]	1.0 - 1.3										
3.0 - 3.1 ^{[39][40]}	1.0 -	2.0									
3.2 ^[41]	1.0 -	2.1									
4.0 - 4.2	1.0	2.1+x									
5.0 - 5.5	1.0			3.5							
6.0	1.0 -			3.5							
6.5	1.1 -				5.x						
7.0 - 7.5		2.0 -			5.x						
8.0		2.0 -				6.x					
9.0 - 9.2			3.0 -				7.0				
10.0 - 10.2			3.0 -					7.5			
11.0 ^[42]				3.5 -					8.0		
11.1 - 11.4 ^[43]				3.5 -					8.6		
11.5 - 11.7.1 ^[44]				3.5 -					8.7		
11.8 ^[45]				3.5 -							9.0
12.0 - 12.2					5.0 -						9.0

Compute capability depends on:

- Maximum threads per block
- Shared memory size
- Number of registers per thread
- Support for advanced features (e.g., dynamic parallelism)

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Compiling and Running in CUDA

Compiling CUDA Programs

- Use NVCC compiler : nvcc -03 myprogram.cu -o myprogram
- Specify compute capability: -arch=sm_XX
- Example: nvcc -O3 -arch=sm_70 myprogram.cu -o myprogram
- Running CUDA Programs
 - Environment variables : CUDA_VISIBLE_DEVICES, CUDA_PATH etc
 - Execute like a normal program: ./myprogram
 - Detect memory errors with cuda-memcheck
 - Profile with Nsight

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Beyond one GPU

- In scientific applications, it is essential to run on more than one GPU in parallel
- Typically in super-computing facilities, these GPUs are arranged in different nodes
- GPU-GPU and GPU-CPU communication is crucial in performance, especially across nodes (often the bottleneck)
- Hardware solutions:
 - High-bandwidth PCIe: New standards (PCIe 4.0 or 5.0) improve CPU-GPU communications
 - NVLink: High-bandwidth, low-latency GPU-GPU interconnect by NVIDIA
- Software solutions:
 - Workload distribution optimization: Minimize communications
 - CUDA-aware MPI:
 - extend MPI for CPU-initiated GPU-GPU communication
 - NVSHMEM:

NVidia implementation of OpenSHMEM, allowing GPU-initiated GPU-GPU communications

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Scalings

- Amdahl's Law (Strong scaling)
 - Describes how speedup from parallelization scales with requested resources at given problem size
 - $S(n) = \frac{1}{(1-p)+\frac{p}{n}}$, S: speedup, n: number of processors, p: parallelized portion
 - Bad scaling ⇒ Parallellized portion becomes so fast that non-parallelizable portion dominates the cost (e.g. communication among processes too slow)
- Gustafson's Law (Weak Scaling)
 - Describes how speedup scales at given proportion of requested resources to problem size
 - $S(n) = n \alpha(n-1)$, α : non-parallelizable portion
 - Bad Scaling ⇒ Non-paralellizable portion overwhelmingly dominates (e.g. not enough parallelization) or actual available resources cannot catch up with the requested (e.g. memory requested exceeds available cache size)
- A high-performing code should scale well weakly and strongly. Strong scaling is harder to achieve typically due to slow GPU-GPU and GPU-CPU communications

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Optimization Techniques

• Use **nvcc** flags to control resource usage

• Optimal choice of kernel sizes:

- Too large: unwanted overheads
- Too small: underutilize resources
- Occupancy
 - Ratio of active warps to maximum possible active warps
 - Higher occupancy can hide latency better
 - Affected by register usage, shared memory, block size
- Combine kernels to minimize launching overheads
- Use CUDA streams for concurrent execution
- Optimize arithmetic operations (use intrinsics)

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Optimization Techniques

Thread Divergence

- Occurs when threads in a warp take different execution paths
- Caused by conditional statements (if, switch, etc.)
- Can severely impact performance
- Minimize by restructuring code or data
- Minimize data transfers and Overlap computation with data transfers
- Use asynchronous memory operations if possible
- Implement pipeline parallelism where applicable
- Maximize arithmetic density (computation per memory accesses)

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Optimization Techniques

- Use appropriate data types (e.g., float vs. double)
- Balance use of registers, shared memory, and threads
- Avoid using Unified Memory that limits low-level optimizations
- Use Shared Memory within kernels for data reuse
- Use Pinned Memory (cudaMallocHost()) for faster transfers:
 - Pinned Memory is locked in a physical address in RAM, allowing direct access by devices like GPU without intermediate copies
 - It allows Direct Memory Access(DMA) transfers between host and GPU without CPU intervention
- Aim at contiguous and aligned memory accesses
- Ensure coalesced memory access :
 - Threads within a warp should access nearby memory locations so that they can be combined into single transaction

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics


Performance and Optimization

Summary

CUDA Profiling Tools

Nsight Product Family





Holly Wilper, 2020 https://www.olcf.ornl.gov/wp-content/uploads/2020/02/Summit-Nsight-Systems-Introduction.pdf

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Identifying Performance Bottlenecks

	3		3.46	
> CPU (80)				
 Threads (82) 				
✓ [413] python +			and the second second	
OS runtime libraries	pthread_cond_wait	1 1.		pthread_cond_wa
CUDA API				
CUONN			hosininesteine, of Milletinited.	
cuBLAS				
Profiler overhead				
> 📝 [426] python +		-		
> 🗹 [364] pythan +			and the second secon	
> 🗹 [406] python +		_		
78 threads hidden				
CUDA (Tesla P100-SXM2-16GB, 0				
✓ Stream 70				
> Memory				
✓ Kernels				
> maxwell_fp16_scudnn_fp16				
 EigenMetaKernel maxwell fp16 scudnn fp16 	where the state of			and a second s
	data tat		er e dadastilla	
> bn_bw_1C11_kemel_new > maxwell_fp16_scudnn_fp16				and the second sec
> darad_engine				alalan saata I
58 kernel group(s) hidden				
6 stream(s) hidden				
CUDA (Tesla P100-SXM2-16GB. 0.,		B		
CUDA (Tesla P100-SXM2-16GB, 0., CUDA (Tesla P100-SXM2-16GB, 0.,		B		
> CUDA (Tesla P100-SXM2-16GB, 0.,		B		

GPU idle and low utilization level of detail

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Identifying Performance Bottlenecks

			773. 20mo
	+773.2ms +773.22ms	4775.24m 4	(3.20m)
> ON 80			
 Processes (41) 			
Y 🖲 [56] python			
 Threads (11) 			
✓ El (H) patien			
OS outline libraries			
0.03 491	kannelFaintwiseAppl	cudaMemortAsync.	duPrel Process
CLONEN			
CLELAS			
Profiler overhead			
> 🗹 (704) sythen -			
9 threads hidden			
 CUDA (Tesla V200-53M2-1608, 0000-85-90.0) 			
 Default stream (7) 			
 Konds 	0		Generatel
> elementulos_kennel			
> ndha/fa/harkiamal			
> volta_fp15_s884outim_fp35_128x135_idg8_relu_f3f			
> voita_s894cudne_fp16_128x128_idg8_wgrad_idx_ee			
> volta_fp15_s084cxdmr_fp35_128x128_idg8_signed_f			
32 kernel groups hidden			Generatel
Menery			
Menset			
HtoD menicpy			

Fusion opportunities CPU launch cost + small GPU work size ≈ GPU sparse idle This can apply to DNN nodes/layers

Chik Him (Ricky) Wong

What is GPU?


GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Identifying Performance Bottlenecks



cudaMemcpyAsync behaving synchronous Device to host pageable memory Mitigate with pinned memory

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Identifying Performance Bottlenecks

+137,45% +137,45% +137,45% +137,45% +137,45% +137,45% +127,45% UDA (TITAN X (Percell Street G Stream 12 ~ Memor Digit memory DtaD memory Example GPU idle caused by stream synchronization

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Identifying Performance Bottlenecks

OS Runtime API Trace

Example:Mask-RCNN

Map/unmap hiccups Mitigate by pipelining

- Map 1 batch ahead
- Unmap last batch
- Swap pointers here instead

	615	+400ms	+623m		+440mz	60mz +480		500ms	+5208		540ms	625.5	80. Se s
🕑 (Séjaythan -	*											_	
Of runtime libraries	*		0				p64		Ω				
CLDA ARE	*	oudeMemoryAppre	0						500	.			
CUDA (Testa V300-5992-3568	1		1	_	_			land the second s	-	-			
2 [57] pythen *	1				_					_	_	_	-
OS nuntime libraries	*		p			rmap	64	- Harrison	incil_				
CUDA API	*	oudeMemoryAspec			till second second					ode .			
CUDA (Tesla V 200-58M2-2568	1		17										
[S8] pythen *	1		R.,			1000	**	1		-			
OS runtime libraries	*		87.0			map		الهاديي	. 8	nd.			
CLIDA APE CLIDA (Tesla V308-59M2-3568	\$	audoMemoryNepre			-				-	_			-
E St] pythen -	1		1					-					
	1		2		_		64	-	<u>م</u>	1		-	
C6 runtime libraries	*		ens).			The second			_				
CUDA APE CUDA (Tesla V300-5042-3568	4	oudsMemory-Repric											
E [53] pythen -	21		17					-	-1	_			
			0			10000	64	Deale					-
OS nurtime libraries	۴.							_					
CUDA APE CUDA (Terla V300-SAM2-3568	4	outoMempsRepric	Contract of the local division of the local		lill sooneeneer				100		d		adda a
2 (stjavten -	*												
CS nurtime libraries	,						001	Janana	Ω	0.			
CUDA API	*1	cudamencpylayn;							0.4			descended line	
CUDA (Tesla V300-5982-355	*		• -	_					-				
2 (57) pythen -	*										_		
C6 nurtime libraries	*		p			nan og	01	0.000	E				
CUDA APE	*	cudetencpylogic						6	20.6			-	
CUDA (Tesla V300-599/2-3908	1		1 -		_				=1				-
2 [55] pythen -	*							-					-
CS nursine libraries	*		pt				001	[_]220234	. 8	ak.			
CUDA API	*	cudaMencpytoyn:		-					ad . (8				
CUDA (Tesla V300-53892-3508	1			_	_		_			1.00			

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

General practices

- If porting existing codes into GPU, make sure there are unit tests to check for correctness
- Hybrid model (CPU+GPU) usually performs better than pure GPU model
- Start with the most computationally intensive parts
- Use libraries for common operations, e.g. for CUDA:
 - cuBLAS: Basic Linear Algebra Subprograms
 - cuFFT: Fast Fourier Transforms
 - cuRAND: Random Number Generation
 - cuSPARSE: Sparse Matrix Operations
 - cuSOLVER: Dense and Sparse Direct Solvers
- Implement proper error checking and validation
- Profiling and optimization is essential to achieve good scalings
- Documentation of optimization strategies

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Comparison of GPU Programming Models

Feature	CUDA	OpenCL	OpenACC	oneAPI	HIP
Primary Vendor	NVIDIA	Khronos Group	NVIDIA, PGI	Intel	AMD
Language Base	C/C++	С	C, C++, Fortran	C++ (DPC++)	C++
Portability	NVIDIA only	Cross-platform	NVIDIA, x86	Intel, some x86	AMD, NVIDIA
Programming Model	Explicit	Explicit	Directive-based	SYCL-based	Explicit
Ecosystem	Extensive	Broad	Moderate	Growing	Growing
Compiler Support	nvcc	GCC, Clang, Intel, AMD, IBM, PGI	PGI, GCC, Cray	Intel DPC++	HIP, nvcc
Memory Model	Unified	Separate	Unified	Unified	Unified
Kernel Launch	«< »>	API calls	Directives	SYCL syntax	hipLaunchKernel

Concept	CUDA	OpenCL	HIP
Device	int deviceId	cl_device	int deviceId
Queue	cudaStream_t	cl_command_queue	hipStream_t
Event	cudaEvent_t	cl_event	hipEvent_t
Memory	void *	cl_mem	void *
Grid of threads	grid	NDRange	grid
Subgroup of threads	block	work-group	block
Thread	thread	work-item	thread
Thread-index	threadIdx.x	get_local_id(0)	hipThreadIdx_x
Block-index	blockIdx.x	get_group_id(0)	hipBlockIdx_x
Block-dim	blockDim.x	get_local_size(0)	hipBlockDim_x
Grid-dim	gridDim.x	get_global_size(0)	hipGridDim_x
Device Kernel	global	kernel	global
Device Function	device	N/A (Implied)	device
Host Function	host (default)	N/A (Implied)	host (default)
Host + Device Function	hostdevice	N/A	hostdevice
Kernel Launch	«< »>	clEnqueueNDRangeKernel	hipLaunchKernel
Global Memory	global	global	global
Group Memory	shared	local	shared
Constant Memory	constant	constant	constant
Thread Synchronization	syncthreads	barrier(CLK_LOCAL_MEMFENCE)	syncthreads
Atomic Builtins	atomicAdd	atomic_add	atomicAdd
Precise Math	cos(f)	cos(f)	cos(f)
Fast Math	cos(f)	native_cos(f)	cos(f)

Chik Him (Ricky) Wong

What is GPU?

GPU Architecture

CUDA Basics

Performance and Optimization

Summary

Summary

- GPU is a very powerful accelerator in high performance computing
- CUDA basics and parallelization stretagies are discussed
- For efficient utilization of the computing power of GPUs, Profiling and Optimization are crucial
- Part 2: GPU Applications
 - Neural Networks
 - Astrophysics :
 - N-body simulation
 - Adaptive Mesh Refinement framework
 - Nuclear physics :
 - Lattice QCD
 - Parton shower simulation