Chik Him (Ricky) Wong

Introduction to GPU Computing and CUDA

Chik Him (Ricky) Wong

University of Wuppertal

Aug 15, 2024

Chik Him (Ricky) Wong

Outline

- Part 1: GPU computing
	- What is GPU?
	- GPU Architecture
	- CUDA basics
	- Performance and Optimization

• Part 2: GPU Applications

- Neural Networks
- Astrophysics :
	- N-body simulation
	- Adaptive Mesh Refinement framework
- Nuclear physics :
	- **Lattice OCD**
	- Parton shower simulation

Chik Him (Ricky) Wong

What is GPH?

What is a GPU?

Lattice OCD as a video game

Győző I. Egri". Zoltán Fodor^{ole}. Christian Hoelbling⁶. Sindor D. Katy^{ek}, Diniel Néarrich^b and Kúlmán K. Seulsí⁶.

"Institute for Theoretical Physics, Eöteds University, Budspest, Hungary ⁶Department of Physics, University of Wappertal, Germany "Department of Physics, University of California, San Diego, USA

Abstract

The speed, bandwidth and cost characteristics of today's PC graphics cards make them an attractive target as general purpose computational platforms. High performance can be achieved also for lattice simulations but the actual implementation can be cumbersome. This paper outlines the architecture and programming model of modern graphics cards for the lattice practitioner with the goal of exploiting these chips for Monte Carlo simulations. Sample code is also given

- GPU: Graphics Processing Unit
- Originally designed for rendering graphics
- Now used for general-purpose computing (GPGPU)
- Highly efficient for parallel computations

Chik Him (Ricky) Wong

What is GPH?

Applications of GPU Computing

- GPU has been widely applied in Research, way before the hype of Neural Networks
- All researches that utilize supercomputing involve:
	- Solving Differential Equations numerically on a field ⇒ Discretization of differentiations on fields translates into Matrix operations on high-dimensional domains
	- Statistical analysis of Huge datasets
- Both of these tasks are highly parallelizable
- GPU is highly optimized for massively parallelized compuations on huge datasets

 \Rightarrow If parallelizable in CPUs, GPUs can do better

- In the era of Machine learning and Neural Networks
	- Both simulations and data analysis accelerate due to algorithmic advancement
	- GPUs, being the most efficient hardware for Neural Network implementation, become very popular

Chik Him (Ricky) Wong

What is GPH?

-
-
-
-

- Popular applications include:
	- Computer graphics and visualization
	- Deep learning and machine learning
	- Scientific Computing (simulations, data analysis)
- Applied in 9 of the top 10 fastest facilities
- Applied in all of the top 10 most energy efficient facilities

https://www.top500.org/

Applications of GPU Computing

Chik Him (Ricky) Wong

[What is GPU?](#page-2-0)

Applications of GPU Computing

- Large-scale simulation entirely on GPUs is too expensive ⇒ Hybrid setup with GPUs as Accelerators :
	- GPU : Critical, Expensive, Parallelizable computations
	- CPU : Simple, Cheap, Non-parallelizable computations

- CPU parallelizations (e.g. OpenMP or MPI) are combined with GPU parallelization
- CUDA: Compute Unified Device Architecture, a parallel computing platform and API model created by NVIDIA
- Terminologies used in this talk are based on CUDA ٠

Chik Him (Ricky) Wong

[What is GPU?](#page-2-0)

Types of Parallelism

- Data Parallelism: (Most common)
	- Single Instruction Multiple Data (SIMD)
	- Example: matrix multiplication on a vector field (Lattice QCD)
	- GPU: Single Instruction Multiple Thread (SIMT), each thread handles different data

Task Parallelism:

- Multiple Instruction Multiple Data (MIMD)
- Example: Evolution of particle-plasma systems
- GPU architecture is not optimal for this, although possible via CUDA streams
- Hybrid Parallelism:
	- Parallelization in data and task
	- Example: Evolution of Domain-decomposed systems
	- Can leverage both CPU and GPU effectively: GPUs handle critical tasks and CPUs handle cheap tasks concurrently

Introduction to [GPU Computing](#page-0-0) and \overline{C} UDA

Chik Him (Ricky) Wong

[GPU Architecture](#page-7-0)

GPU Architecture: Basic Components

Architecture:

- Streaming Multiprocessors (SMs)
- Stream Processor (SP) Cores
- Warp Schedulers ۰
- **Memory Hierarchy:** Global Memory, Shared Memory, Registers, L1 and L2 Cache etc
- \bullet API:
	- Host: CPU , Device: GPU
	- Kernel: Functions executed on GPU
	- Multiple Kernel calls possible, simultaneously or not
	- Thread < Warp < Block < **Grid**

Moises Hernandez et al, 2013

https://doi.org/10.1371/journal.pone.0061892.g001

Introduction to [GPU Computing](#page-0-0) and \overline{C} UDA

Chik Him (Ricky) Wong

[GPU Architecture](#page-7-0)

Streaming Multiprocessors (SMs)

- Building blocks of GPU ٠
- Contains multiple CUDA cores ۰
- Manages thread execution ۰
- Includes warp schedulers, ۰ register file, shared memory
- Number of SMs varies by GPU model

Chik Him (Ricky) Wong

[GPU Architecture](#page-7-0)

-
-

CUDA Cores

- Basic computational units in **GPU**
- Executes floating-point and integer operations
- Thousands of CUDA cores in \bullet modern GPUs
- Organized into groups within SMs
- Operate in SIMT (Single Instruction, Multiple Thread) fashion

Chik Him (Ricky) Wong

[GPU Architecture](#page-7-0)

Memory Hierarchy in GPUs

- Global Memory: Large, high latency, accessible by all threads
- Shared Memory: Fast, limited size, shared within a thread block
- Registers: Fastest, very limited, per-thread storage
- L1 and L2 Cache: Automatic caching for global memory accesses
- Constant Memory: Read-only, cached, for constant data
- Texture Memory: Optimized for 2D spatial locality

Chik Him (Ricky) Wong

[GPU Architecture](#page-7-0)

Thread Hierarchy

Thread: Smallest unit of execution

- Warp:
	- Group of 32 threads, executed simultaneously
	- SIMT (Single Instruction, Multiple Thread) model
	- Divergence within a warp can impact performance
	- Warp scheduling is hardware-managed
- Thread Block: Group of threads that can cooperate
- Grid: Array of thread blocks

Chik Him (Ricky) Wong

[GPU Architecture](#page-7-0)

Kernel Functions

- Functions executed on GPU, either called by Host or Device
- The amount of shared memory, number of Grids, Blocks and Threads used are specified
- Memory is not shared between CPU and GPU ⇒ Frequently used data stored
	- on GPU if possible
- Expensive CPU-GPU and GPU-GPU communications \Rightarrow Synchronization with CPU and other Kernels are crucial in optimization
- Kernels can be launched into seperate streams as a simple optimization mechanism

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

Programming in CUDA

- CUDA: Compute Unified Device Architecture
- Parallel computing platform and API model created by NVIDIA
- Allows software developers to use NVIDIA GPUs for general purpose processing
- Extends C, C++, and Fortran
- CUDA Installation and Setup:
	- Download CUDA Toolkit from NVIDIA website
	- Includes compiler, libraries, and development tools
	- Supports Windows, Linux, and macOS (limited)
- CUDA Toolkit Components:
	- NVIDIA CUDA Compiler (NVCC)
	- CUDA Runtime and Driver APIs
	- CUDA Libraries (cuBLAS, cuFFT, etc.)
	- CUDA Profiler and Debugger
	- GPU-Accelerated Libraries

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

Installation and Compilation

- Configure IDE for CUDA development
- Set up environment variables (PATH, CUDA_PATH)
- Install GPU drivers
- Check GPU information with **nvidia-smi**
- Compile CUDA programs with **nvcc**

Chik Him (Ricky) Wong

#include <cuda_runtime.h>

[CUDA Basics](#page-13-0)

}

CUDA Initialization

```
#include <stdio.h>
int main() {
    int deviceCount = 0;
    cudaError_t error_id = cudaGetDeviceCount(&deviceCount);
    if (error_id != cudaSuccess) {
        cout << "cudaGetDeviceCount returned " << (int)error_id
             << "-> " << cudaGetErrorString(error_id) << endl;
        cout << "Result = FAIL" << endl; return 1;
    }
    if (deviceCount == 0) {
        cout << "There are no available device(s)
                 that support CUDA" << endl;
    } else {
        cout << "Detected " << deviceCount
             << " CUDA Capable device(s)" << endl;
    }
    int dev = 0; cudaSetDevice(dev);
    cudaDeviceProp deviceProp;
    cudaGetDeviceProperties(&deviceProp, dev);
    cout << "Device " << dev << ":" << deviceProp.name << endl;
    cout << "CUDA Capability Major/Minor version number: "
    << deviceProp.major << "." << deviceProp.minor << endl;
    ...
    return 0;
```

```
Chik Him (Ricky)
     Wong
```
[CUDA Basics](#page-13-0)

CUDA code structure

```
__global__
void daxpy(double a, double* x, double* y, int N){
    int i=blockDim.x*blockIdx.x+threadIdx.x;
    if (i < N) y[i] = a * x[i] + y[i];}
/* within Host code */
/* a, x_host, y_host and N are defined on Host */
...
cudaMalloc(&x, sizeof(double)*N);
cudaMalloc(&y, sizeof(double)*N);
cudaMemcpy(x, x_host,sizeof(double)*N, cudaMemcpyHostToDevice);
/* GridShape, BlockShape and SharedMem are user-defined on Host */
daxpy<<<GridShape, BlockShape, SharedMem>>>(a, x, y, N);
cudaDeviceSynchronize();
cudaMemcpy(y_host, y,sizeof(double)*N, cudaMemcpyDeviceToHost);
cudaFree(x);
cudaFree(y);
```
Host code, Kernel functions, Memory allocation, deallocation and transfer 17/40

```
Chik Him (Ricky)
     Wong
```
[CUDA Basics](#page-13-0)

Kernel Functions

```
__global__
void daxpy(double a, double* x, double* y, int N){
    int i=blockDim.x*blockIdx.x+threadIdx.x;
    if (i<N) y[i]= a*x[i]+y[i];
}
```
• Keywords: **__global__** : Defined both on Host and Device (called from Host code) **__device__** : Defined only on Device (Host code cannot call) Executed on the GPU Predefined variables: Data Type : **dim3**, CUDA-defined 3-D array of unsigned integers 0,1,2-th Elements are accessed as **.x**,**.y**,**.z gridDim**, **blockDim**: Total numbers of blocks and threads per block **blockIdx**, **threadIdx**:

Indices of executing block and thread

All threads execute the same instructions (SIMT)

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

Kernel Functions

/* GridShape, BlockShape and SharedMem are user-defined on Host */

```
daxpy<<<GridShape, BlockShape, SharedMem>>>(a, x, y, N);
cudaDeviceSynchronize();
```
- **func«< GridShape, BlockShape, SharedMem »>(args)**
- **GridShape**: Total number of blocks requested (Defines **gridDim** within kernel)
- **BlockShape**: Total number of threads per block requested (Defines **blockDim** within kernel)
- **SharedMem**: Shared memory per block in bytes requested
- The shapes are also of type **dim3**. The effects of sizes is usually much more than the shapes. The latter should be determined by optimizing memory access pattern.
- **cudaDeviceSynchronize();**: Synchronize the Device and Host to ensure that all data on Device is up-to-date before next usage.
- Kernels do NOT run consecutively in predefined order \Rightarrow It is critical to synchronize between kernels if order is needed

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

Memory Allocation and Deallocation in **CUDA**

```
cudaMalloc(&x, sizeof(double)*N); cudaMalloc(&y, sizeof(double)*N);
cudaMemcpy(x, x_host,sizeof(double)*N, cudaMemcpyHostToDevice);
cudaMemcpy(y_host, y,sizeof(double)*N, cudaMemcpyDeviceToHost);
cudaFree(x); cudaFree(y);
```
- Host memory: **malloc()**, **free()**
- Pinned Host memory: **cudaMallocHost()**, **cudaFreeHost()**
- Device memory: **cudaMalloc()**, **cudaFree()**
- Unified memory: **cudaMallocManaged()**,**cudaFree()** Data migrations between CPU and GPU are handled internally by CUDA instead of programmer.
	- Convenient for quick deployments
	- Lose control of fine-tuning \Rightarrow Inconvenient for optimization
- Data is transferred using **cudaMemcpy()**
- Transfer direction is specified:

cudaMemcpyHostToDevice, cudaMemcpyDeviceToHost

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

Asynchronous Data Transfer

```
cudaHostAlloc(&x_host, sizeof(double)*N);
cudaHostAlloc(&y_host, sizeof(double)*N);
```
cudaMalloc(&x, sizeof(double)*N); cudaMalloc(&y, sizeof(double)*N); cudaMemcpyAsync(x, x_host,sizeof(double)*N, cudaMemcpyHostToDevice);

```
/* do something useful on host */
...
```

```
cudaDeviceSynchronize();
```
cudaMemcpyAsync(y_host, y,sizeof(double)*N, cudaMemcpyDeviceToHost);

```
/* do something useful on host */
```

```
cudaDeviceSynchronize();
```
...

...

```
cudaFree(x); cudaFree(y);
```

```
cudaFreeHost(x_host); cudaFreeHost(y_host);
```
- One can overlap Host computation with data transfer by Asynchronous Data Transfer : **cudaMemcpyAsync()**
- Requires pinned host memory allocated and deallocated with: **cudaHostAlloc()**, **cudaFreeHost()**

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

CUDA Streams

```
cudaStream_t Stream0, Stream1;
cudaStreamCreate(&Stream0);
cudaStreamCreate(&Stream1);
func0<<<GridShape0, BlockShape0, SharedMem0, Stream0>>>(args);
func1<<<GridShape1, BlockShape1, SharedMem1, Stream1>>>(args);
cudaStreamSynchronize(Stream0);
cudaStreamSynchronize(Stream1);
...
cudaStreamDestroy(Stream0);
cudaStreamDestroy(Stream1);
```
- A stream is a sequence of Kernels running consecutively
- Multiple streams can run concurrently
- Create and destroy with **cudaStreamCreate()**, **cudaStreamDestroy()**

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

CUDA Event

```
cudaStream_t Stream0, Stream1;
cudaStreamCreate(&Stream0);
cudaStreamCreate(&Stream1);
cudaEvent_t event;
```

```
cudaEventCreate(&event);
func0<<<GridShape0, BlockShape0, SharedMem0, Stream0>>>(args);
cudaEventRecord(event, stream0);
cudaStreamWaitEvent(stream1, event, 0);
func1<<<GridShape1, BlockShape1, SharedMem1, Stream1>>>(args);
cudaStreamSynchronize(Stream0);
```

```
cudaStreamSynchronize(Stream1);
```

```
cudaStreamDestroy(Stream0);
cudaStreamDestroy(Stream1);
cudaEventDestroy(event);
```
- CPU-GPU or stream-stream synchronization can be achieved by Event mechanism
- Typically used for timing: **cudaEventElapsedTime()** returns time difference between two Events recorded at the start and the end
- Create and destroy with **cudaEventCreate()**, **cudaEventDestroy()**

- Most CUDA bulit-in functions return **cudaError_t**
- Check errors with **cudaGetLastError()**
- Get error string with **cudaGetErrorString()**

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

GPU Compute Capability

Compute capability depends on:

- Maximum threads per block
- Shared memory size
- Number of registers per thread
- Support for advanced features (e.g., dynamic parallelism)

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

Compiling and Running in CUDA

Compiling CUDA Programs

- Use NVCC compiler : **nvcc -O3 myprogram.cu -o myprogram**
- Specify compute capability: **-arch=sm_XX**
- Example: **nvcc -O3 -arch=sm_70 myprogram.cu -o myprogram**
- Running CUDA Programs
	- Environment variables :

CUDA_VISIBLE_DEVICES, **CUDA_PATH** etc

- Execute like a normal program: **./myprogram**
- Detect memory errors with **cuda-memcheck**
- Profile with Nsight

Chik Him (Ricky) Wong

[CUDA Basics](#page-13-0)

Beyond one GPU

- In scientific applications, it is essential to run on more than one GPU in parallel
- Typically in super-computing facilities, these GPUs are arranged in different nodes
- GPU-GPU and GPU-CPU communication is crucial in performance, especially across nodes (often the bottleneck)
- Hardware solutions:
	- High-bandwidth PCIe: New standards (PCIe 4.0 or 5.0) improve CPU-GPU communications
	- NVLink:

High-bandwidth, low-latency GPU-GPU interconnect by NVIDIA

- Software solutions:
	- Workload distribution optimization: Minimize communications
	- CUDA-aware MPI:

extend MPI for CPU-initiated GPU-GPU communication

NVSHMEM:

NVidia implementation of OpenSHMEM, allowing GPU-initiated GPU-GPU communications

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

Scalings

- Amdahl's Law (Strong scaling)
	- Describes how speedup from parallelization scales with requested resources at given problem size
		- $S(n) = \frac{1}{(1-p)+\frac{p}{n}}$, *S*: speedup, *n*: number of processors, *p*: parallelized *n* portion
	- \cdot Bad scaling \Rightarrow Parallellized portion becomes so fast that non-parallelizable portion dominates the cost (e.g. communication among processes too slow)
- Gustafson's Law (Weak Scaling)
	- Describes how speedup scales at given proportion of requested resources to problem size
	- $S(n) = n \alpha(n-1)$, α : non-parallelizable portion
	- Bad Scaling \Rightarrow Non-paralellizable portion overwhelmingly dominates (e.g. not enough parallelization) or actual available resources cannot catch up with the requested (e.g. memory requested exceeds available cache size)
- A high-performing code should scale well weakly and strongly. Strong scaling is harder to achieve typically due to slow GPU-GPU and GPU-CPU communications

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

Optimization Techniques

Use **nvcc** flags to control resource usage

Optimal choice of kernel sizes:

- Too large: unwanted overheads
- Too small: underutilize resources
- Occupancy
	- Ratio of active warps to maximum possible active warps
	- Higher occupancy can hide latency better
	- Affected by register usage, shared memory, block size
- Combine kernels to minimize launching overheads
- Use CUDA streams for concurrent execution
- Optimize arithmetic operations (use intrinsics)

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

Optimization Techniques

• Thread Divergence

- Occurs when threads in a warp take different execution paths
- Caused by conditional statements (if, switch, etc.)
- Can severely impact performance
- Minimize by restructuring code or data
- Minimize data transfers and Overlap computation with data transfers
- Use asynchronous memory operations if possible ٠
- Implement pipeline parallelism where applicable \bullet
- Maximize arithmetic density (computation per memory accesses)

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

Optimization Techniques

- Use appropriate data types (e.g., float vs. double)
- Balance use of registers, shared memory, and threads
- Avoid using Unified Memory that limits low-level optimizations ٠
- Use Shared Memory within kernels for data reuse ٠
- Use Pinned Memory (**cudaMallocHost()**) for faster transfers:
	- Pinned Memory is locked in a physical address in RAM, allowing direct access by devices like GPU without intermediate copies
	- It allows Direct Memory Access(DMA) transfers between host and GPU without CPU intervention
- Aim at contiguous and aligned memory accesses
- Ensure coalesced memory access :
	- Threads within a warp should access nearby memory locations so that they can be combined into single transaction

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

CUDA Profiling Tools

Nsight Product Family

Chik Him (Ricky) Wong¹

[Performance and](#page-27-0) **Optimization**

Identifying Performance Bottlenecks

GPU idle and low utilization level of detail

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

Identifying Performance Bottlenecks

Fusion opportunities CPU launch cost + small GPU work size ≈ GPU sparse idle This can apply to DNN nodes/layers

Chik Him (Ricky) Wong¹

[Performance and](#page-27-0) **Optimization**

Identifying Performance Bottlenecks

cudaMemcpyAsync behaving synchronous Device to host pageable memory Mitigate with pinned memory

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

Identifying Performance Bottlenecks

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

Identifying Performance Bottlenecks

OS Runtime API Trace

Example:Mask-RCNN

Map/unmap hiccups Mitigate by pipelining

● Map 1 batch ahead

- Unmap last batch
- Swap pointers here instead

Chik Him (Ricky) Wong

[Performance and](#page-27-0) **Optimization**

General practices

- If porting existing codes into GPU, make sure there are unit tests to check for correctness
- Hybrid model (CPU+GPU) usually performs better than pure GPU model
- Start with the most computationally intensive parts
- Use libraries for common operations, e.g. for CUDA:
	- cuBLAS: Basic Linear Algebra Subprograms
	- cuFFT: Fast Fourier Transforms
	- cuRAND: Random Number Generation
	- cuSPARSE: Sparse Matrix Operations
	- cuSOLVER: Dense and Sparse Direct Solvers
- Implement proper error checking and validation
- Profiling and optimization is essential to achieve good scalings
- Documentation of optimization strategies

Chik Him (Ricky) Wong

İ

[Performance and](#page-27-0) **Optimization**

Comparison of GPU Programming Models

Chik Him (Ricky) Wong

[Summary](#page-39-0)

Summary

- GPU is a very powerful accelerator in high performance computing
- CUDA basics and parallelization stretagies are discussed
- For efficient utilization of the computing power of GPUs, Profiling and Optimization are crucial
- Part 2: GPU Applications
	- Neural Networks
	- Astrophysics :
		- N-body simulation
		- Adaptive Mesh Refinement framework
	- Nuclear physics :
		- Lattice QCD
		- Parton shower simulation